mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
4 lines
65 B
Text
4 lines
65 B
Text
read_verilog <<EOT
|
|
module top(input [-128:-65] a);
|
|
endmodule
|
|
EOT
|