mirror of
https://github.com/YosysHQ/yosys
synced 2025-12-01 09:39:06 +00:00
17163cf43a
The $div and $mod cells use truncating division semantics (rounding towards 0), as defined by e.g. Verilog. Another rounding mode, flooring (rounding towards negative infinity), can be used in e.g. VHDL. The new $modfloor cell provides this flooring modulo (also known as "remainder" in several languages, but this name is ambiguous). This commit also fixes the handling of $mod in opt_expr, which was previously optimized as if it was $modfloor. |
||
|---|---|---|
| .. | ||
| Makefile.inc | ||
| muxpack.cc | ||
| opt.cc | ||
| opt_clean.cc | ||
| opt_demorgan.cc | ||
| opt_expr.cc | ||
| opt_lut.cc | ||
| opt_lut_ins.cc | ||
| opt_mem.cc | ||
| opt_merge.cc | ||
| opt_muxtree.cc | ||
| opt_reduce.cc | ||
| opt_rmdff.cc | ||
| opt_share.cc | ||
| pmux2shiftx.cc | ||
| rmports.cc | ||
| share.cc | ||
| wreduce.cc | ||