mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 04:48:46 +00:00
2e37e62e6b
By operating at a layer of abstraction over the rather clumsy Intel primitives, we can avoid special hacks like `dffinit -highlow` in favour of simple techmapping. This also makes the primitives much easier to manipulate, and more descriptive (no more cyclonev_lcell_comb to mean anything from a LUT2 to a LUT6).
21 lines
392 B
Plaintext
21 lines
392 B
Plaintext
bram __MISTRAL_MLAB
|
|
init 0 # TODO: Re-enable when I figure out how LUTRAM init works
|
|
abits 5
|
|
dbits 16 @D32x16
|
|
dbits 18 @D32x18
|
|
dbits 20 @D32x20
|
|
groups 2
|
|
ports 1 1
|
|
wrmode 1 0
|
|
# read enable
|
|
enable 1 0
|
|
transp 1 0
|
|
clocks 1 2
|
|
clkpol 1 1
|
|
endbram
|
|
|
|
match __MISTRAL_MLAB
|
|
min efficiency 5
|
|
make_outreg
|
|
endmatch
|