3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-17 10:33:52 +00:00
yosys/techlibs/gowin
2026-01-28 07:45:58 +13:00
..
adc.v Gowin. Fix GW5A ADCs. 2025-10-29 12:48:21 +10:00
arith_map.v
brams.txt Gowin. Implement byte enable. 2026-01-03 17:42:49 +10:00
brams_map.v Gowin. Fix style. 2026-01-05 20:07:31 +10:00
brams_map_gw5a.v Gowin. Fix style. 2026-01-05 20:07:31 +10:00
cells_map.v
cells_sim.v Gowin. Renaming inputs of the DCS primitive. 2025-09-20 16:22:23 +01:00
cells_xtra.py Gowin. Fix GW5A ADCs. 2025-10-29 12:48:21 +10:00
cells_xtra_gw1n.v Add and use fix_mod.py 2026-01-28 07:45:58 +13:00
cells_xtra_gw2a.v Add and use fix_mod.py 2026-01-28 07:45:58 +13:00
cells_xtra_gw5a.v Add and use fix_mod.py 2026-01-28 07:45:58 +13:00
lutrams.txt
lutrams_map.v
Makefile.inc Gowin. Handle the WRITE_MODE. 2025-10-25 23:15:23 +01:00
synth_gowin.cc Gowin. Handle the WRITE_MODE. 2025-10-25 23:15:23 +01:00