mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-02 03:36:56 +00:00
1629c2bd3d
Include mask/map for abc inputs (and switch to `anyconst` instead of `anyseq`). Add false divide check for mantissa. Covers aren't currently being tested by anything (and have to be removed for `sat`), but I've been using it locally with SBY to confirm that the different edge cases are able to be verified (e.g. when verifying HardFloat against symfpu while using the masked inputs to reduce solver time). |
||
|---|---|---|
| .. | ||
| .gitignore | ||
| edges.sv | ||
| run-test.sh | ||