mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-28 18:29:25 +00:00
12 lines
156 B
Verilog
12 lines
156 B
Verilog
module always_full_tb;
|
|
|
|
reg clk = 0;
|
|
|
|
always_full uut (.clk(clk));
|
|
|
|
always begin
|
|
#1 clk <= ~clk;
|
|
#1 $finish;
|
|
end
|
|
|
|
endmodule
|