This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-10 03:07:14 +00:00
Code
Activity
15fae357f6
yosys
/
backends
/
verilog
History
Clifford Wolf
927f0caa9d
Merge pull request
#1203
from whitequark/write_verilog-zero-width-values
...
write_verilog: dump zero width constants correctly
2019-07-18 15:31:27 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request
#1203
from whitequark/write_verilog-zero-width-values
2019-07-18 15:31:27 +02:00