mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
14 lines
252 B
Text
14 lines
252 B
Text
read_verilog abc9.v
|
|
proc
|
|
design -save gold
|
|
|
|
abc9 -lut 4
|
|
check
|
|
design -stash gate
|
|
|
|
design -import gold -as gold
|
|
design -import gate -as gate
|
|
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
|
sat -verify -prove-asserts -show-ports miter
|
|
|