mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
7 lines
208 B
Plaintext
7 lines
208 B
Plaintext
equiv_opt -map ../../techlibs/ice40/cells_sim.v synth_ice40
|
|
synth_ice40
|
|
select -assert-count 1 t:SB_LUT4
|
|
select -assert-count 1 t:SB_CARRY
|
|
select -assert-count 1 t:$_TBUF_
|
|
write_verilog ./temp/tribuf_synth.v
|