mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
8 lines
187 B
Plaintext
8 lines
187 B
Plaintext
proc
|
|
memory
|
|
equiv_opt -map ../../techlibs/ice40/cells_sim.v synth_ice40
|
|
synth_ice40
|
|
select -assert-count 8 t:SB_DFF
|
|
select -assert-count 512 t:SB_DFFE
|
|
write_verilog ./temp/memory_synth.v
|