mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
6 lines
118 B
Text
6 lines
118 B
Text
read_verilog -sv func_port_implied_dir.sv
|
|
hierarchy
|
|
proc
|
|
equiv_make gold gate equiv
|
|
equiv_simple
|
|
equiv_status -assert
|