mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
7 lines
132 B
Verilog
7 lines
132 B
Verilog
module m(input [3:0] i, output [3:0] y);
|
|
assign y = i + 1;
|
|
endmodule
|
|
|
|
module top(output [3:0] y);
|
|
m inst(.i(4), .y(y));
|
|
endmodule
|