3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-24 06:43:41 +00:00
yosys/tests/liberty/bundledef.lib.verilogsim.ok
2024-10-05 01:33:56 -10:00

2 lines
25 B
Text

module inv ();
endmodule