3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-28 01:52:46 +00:00
yosys/techlibs/common
Miodrag Milanović edb95c69a9
Merge pull request #4084 from jix/scopeinfo
$scopeinfo support
2024-02-12 09:51:22 +01:00
..
.gitignore
abc9_map.v
abc9_model.v
abc9_unmap.v
adff2dff.v
cellhelp.py
cells.lib
cmp2lcu.v
cmp2lut.v
cmp2softlogic.v techlibs: Add cmp2softlogic.v to common 2023-11-13 10:42:12 +01:00
dff2ff.v
gate2lut.v
gen_fine_ffs.py
Makefile.inc techlibs: Add cmp2softlogic.v to common 2023-11-13 10:42:12 +01:00
mul2dsp.v
pmux2mux.v
prep.cc Run future as part of prep 2023-09-13 11:32:36 +02:00
simcells.v
simlib.v Add builtin celltype $scopeinfo 2024-02-06 17:51:24 +01:00
smtmap.v
synth.cc synth: Tweak phrasing of -booth help 2024-02-08 00:05:15 +01:00
techmap.v