mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-22 23:25:51 +00:00
21 lines
310 B
Text
21 lines
310 B
Text
read_verilog -sv <<EOF
|
|
parameter Q = 1;
|
|
EOF
|
|
read_verilog -sv <<EOF
|
|
parameter P = Q;
|
|
module top(
|
|
output integer out
|
|
);
|
|
assign out = P;
|
|
always @*
|
|
assert (out == 1);
|
|
endmodule
|
|
EOF
|
|
|
|
hierarchy
|
|
proc
|
|
flatten
|
|
opt -full
|
|
async2sync
|
|
select -module top
|
|
sat -verify -tempinduct -prove-asserts -show-all
|