3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-06 12:02:26 +00:00
yosys/techlibs
David Shah b424d374db ecp5: Fix shuffle_enable port
Signed-off-by: David Shah <dave@ds0.me>
2019-10-01 14:14:46 +01:00
..
achronix
anlogic make note that it is for latch mode 2019-09-18 17:48:16 +02:00
common Missing (* mul2dsp *) for sliceB 2019-09-27 14:21:47 -07:00
coolrunner2
easic
ecp5 ecp5: Fix shuffle_enable port 2019-10-01 14:14:46 +01:00
efinix better handling of lut and begin/end add 2019-09-18 17:45:07 +02:00
gowin
greenpak4
ice40 Re-order 2019-09-27 14:32:07 -07:00
intel
sf2
xilinx Add LDCE/LDPE sim library, remove from *cells_xtra.{v,py} 2019-09-30 12:52:43 +02:00
.gitignore