This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-12 03:44:09 +00:00
Code
Activity
13a2481da7
yosys
/
techlibs
/
lattice
History
Robert O'Callahan
5ac6858f26
Remove .c_str() from log_cmd_error() and log_file_error() parameters
2025-09-16 22:59:08 +00:00
..
arith_map_ccu2c.v
arith_map_ccu2d.v
brams_8kc.txt
brams_16kd.txt
brams_map_8kc.v
brams_map_16kd.v
ccu2c_sim.vh
ccu2d_sim.vh
cells_bb_ecp5.v
cells_bb_xo2.v
cells_bb_xo3.v
cells_bb_xo3d.v
cells_ff.vh
cells_io.vh
cells_map.v
cells_sim_ecp5.v
cells_sim_xo2.v
cells_sim_xo3.v
cells_sim_xo3d.v
cells_xtra.py
common_sim.vh
dsp_map_18x18.v
latches_map.v
lattice_gsr.cc
lutrams.txt
lutrams_map.v
Makefile.inc
synth_lattice.cc