3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 10:25:19 +00:00
yosys/backends
whitequark 128522f173 verilog_backend: in non-SV mode, add a trigger for always @*.
This commit only affects translation of RTLIL processes (for which
there is limited support).

Due to the event-driven nature of Verilog, processes like

    reg x;
    always @*
        x <= 1;

may never execute. This can be fixed in SystemVerilog code by using
`always_comb` instead of `always @*`, but in Verilog-2001 the options
are limited. This commit implements the following workaround:

    reg init = 0;
    reg x;
    always @* begin
        if (init) begin end
        x <= 1;
    end

Fixes #2271.
2020-07-16 11:30:14 +00:00
..
aiger Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
blif Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
btor Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
cxxrtl cxxrtl: expose eval() and commit() via the C API. 2020-07-12 23:34:18 +00:00
edif Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
firrtl Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
ilang Use (and ignore) the expression provided to log_assert in NDEBUG builds. 2020-06-19 15:48:58 +00:00
intersynth Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
json Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
protobuf Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
simplec Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
smt2 Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
smv Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
spice Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
table Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
verilog verilog_backend: in non-SV mode, add a trigger for always @*. 2020-07-16 11:30:14 +00:00