3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-09 07:31:35 +00:00
yosys/techlibs/gowin
2026-08-06 14:48:56 +00:00
..
adc.v End of file fix 2026-06-23 07:23:41 +02:00
arith_map.v End of file fix 2026-06-23 07:23:41 +02:00
brams.txt
brams_map.v
brams_map_gw5a.v
cells_latch.v
cells_map.v
cells_sim.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
cells_xtra.py End of file fix 2026-06-23 07:23:41 +02:00
cells_xtra_gw1n.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
cells_xtra_gw2a.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
cells_xtra_gw5a.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
CMakeLists.txt CMake: add missing dependency edges for synth_* passes. 2026-08-06 14:48:56 +00:00
dsp_map.v
lutrams.txt
lutrams_map.v
synth_gowin.cc