mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-30 19:22:31 +00:00
20 lines
522 B
Systemverilog
20 lines
522 B
Systemverilog
// This test checks that we correctly elaborate interfaces in modules, even if they are loaded on
|
|
// demand. The "ondemand" module is defined in ondemand.sv in this directory and will be read as
|
|
// part of the hierarchy pass.
|
|
|
|
interface iface;
|
|
logic [7:0] x;
|
|
logic [7:0] y;
|
|
endinterface
|
|
|
|
module dut (input logic [7:0] x, output logic [7:0] y);
|
|
iface intf();
|
|
assign intf.x = x;
|
|
assign y = intf.y;
|
|
|
|
ondemand u(.intf);
|
|
endmodule
|
|
|
|
module ref (input logic [7:0] x, output logic [7:0] y);
|
|
assign y = ~x;
|
|
endmodule
|