mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-30 19:22:31 +00:00
58 lines
1.2 KiB
Text
58 lines
1.2 KiB
Text
# 5279 issue
|
|
# Check only for complimentary patterns elimination
|
|
|
|
read_rtlil opt_dff-simplify.il
|
|
|
|
select -assert-count 0 t:$adffe
|
|
select -assert-count 1 t:$adff
|
|
select -assert-count 0 t:$ne
|
|
|
|
opt_dff
|
|
|
|
select -assert-count 1 t:$adffe
|
|
select -assert-count 0 t:$adff
|
|
|
|
select -assert-count 8 t:$ne r:A_WIDTH=3 %i
|
|
select -assert-count 5 t:$ne r:A_WIDTH=2 %i
|
|
|
|
select -assert-none t:$ne r:A_WIDTH=13 %i
|
|
select -assert-none t:$ne r:A_WIDTH=14 %i
|
|
select -assert-none t:$ne r:A_WIDTH=15 %i
|
|
select -assert-none t:$ne r:A_WIDTH=10 %i
|
|
select -assert-none t:$ne r:A_WIDTH=12 %i
|
|
select -assert-none t:$ne r:A_WIDTH=11 %i
|
|
|
|
# Check for both complimentary and redundancy elimination
|
|
|
|
read_verilog << EOT
|
|
module test(input clk, input h, input i, input m, output reg p);
|
|
wire D;
|
|
wire a;
|
|
wire j;
|
|
wire c;
|
|
wire mux_test;
|
|
wire n;
|
|
|
|
always @(posedge clk)
|
|
p <= D;
|
|
assign j = n ? 1'hx : a;
|
|
assign a = i ? mux_test : p;
|
|
assign D = m ? h : j;
|
|
assign c = n ? 1'hx : p;
|
|
assign mux_test = m ? 1'hx : c;
|
|
endmodule
|
|
EOT
|
|
|
|
cd test
|
|
proc
|
|
|
|
select -assert-count 0 t:$dffe
|
|
select -assert-count 1 t:$dff
|
|
select -assert-count 0 t:$ne
|
|
|
|
opt_dff
|
|
|
|
select -assert-count 1 t:$dffe
|
|
select -assert-count 0 t:$dff
|
|
select -assert-count 1 t:$ne r:A_WIDTH=2 %i
|
|
select -assert-none t:$ne r:A_WIDTH=3 %i
|