3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-09 02:25:43 +00:00
yosys/techlibs/common
2019-08-20 20:37:52 -07:00
..
.gitignore
adff2dff.v
cellhelp.py
cells.lib
cmp2lut.v gen_lut to return correctly sized LUT mask 2019-07-16 12:45:29 -07:00
dff2ff.v
gate2lut.v
Makefile.inc
pmux2mux.v
prep.cc
simcells.v Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs 2019-08-06 04:47:55 +02:00
simlib.v Reformat so it shows up/looks nice when "help $alu" and "help $alu+" 2019-08-09 12:33:39 -07:00
synth.cc Missing newline 2019-08-20 20:37:52 -07:00
techmap.v