mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-25 09:41:21 +00:00
Code Activity
yosys/techlibs/intel
History
whitequark f8d5920a7e
Merge pull request #1604 from whitequark/unify-ram-naming 
Harmonize BRAM/LUTRAM descriptions across all of Yosys
2020-01-02 21:06:17 +00:00
..
arria10gx synth_intel: a10gx -> arria10gx 2019-12-10 13:48:10 +00:00
common intel: Map M9K BRAM only on families that have it 2019-07-23 18:11:11 +01:00
cyclone10lp synth_intel: cyclone10 -> cyclone10lp 2019-12-10 13:47:58 +00:00
cycloneiv
cycloneive
cyclonev Fixing issues in CycloneV cell sim 2019-04-11 19:59:03 -05:00
max10
Makefile.inc synth_intel: a10gx -> arria10gx 2019-12-10 13:48:10 +00:00
synth_intel.cc Merge pull request #1604 from whitequark/unify-ram-naming 2020-01-02 21:06:17 +00:00