mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 11:43:38 +00:00
13 lines
150 B
Plaintext
13 lines
150 B
Plaintext
bram $__TRELLIS_DPR16X4
|
|
init 1
|
|
abits 4
|
|
dbits 4
|
|
groups 2
|
|
ports 1 1
|
|
wrmode 0 1
|
|
enable 0 1
|
|
transp 0 0
|
|
clocks 0 1
|
|
clkpol 0 2
|
|
endbram
|