mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity
yosys/kernel
History
Clifford Wolf de823ce964 Added $sr cell type to celltypes.h
2013-03-14 01:08:30 +01:00
..
bitpattern.h initial import 2013-01-05 11:13:26 +01:00
calc.cc Moved stand-alone libs to libs/ directory and added libs/subcircuit 2013-02-27 09:32:19 +01:00
celltypes.h Added $sr cell type to celltypes.h 2013-03-14 01:08:30 +01:00
consteval.h initial import 2013-01-05 11:13:26 +01:00
driver.cc Improved error message on failed module load 2013-03-06 18:30:45 +01:00
log.cc initial import 2013-01-05 11:13:26 +01:00
log.h initial import 2013-01-05 11:13:26 +01:00
register.cc Added shell escape to command language 2013-03-10 14:05:42 +01:00
register.h Implemented general handler for selection arguments 2013-03-03 10:05:37 +01:00
rtlil.cc initial import 2013-01-05 11:13:26 +01:00
rtlil.h Added design->select() api and use it in extract pass 2013-03-03 20:53:24 +01:00
select.cc Fixed and improved #x selection operator 2013-03-08 10:15:15 +01:00
show.cc Handle known inout ports as outputs in show command 2013-03-03 17:41:09 +01:00
sigtools.h Implemented basic functionality of "extract" pass 2013-02-27 16:27:20 +01:00