mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 11:43:38 +00:00
1070f2e90b
Problems/questions: - fsm.ys. equiv_opt -assert failed because of unproven cells; - latches.ys,tribuf.ys - internal cells present; - memory.ys - sat called with -verify and proof did fail.
19 lines
436 B
Verilog
19 lines
436 B
Verilog
module top
|
|
(
|
|
input [0:7] in,
|
|
output B1,B2,B3,B4,B5,B6,B7,B8,B9,B10
|
|
);
|
|
|
|
assign B1 = in[0] & in[1];
|
|
assign B2 = in[0] | in[1];
|
|
assign B3 = in[0] ~& in[1];
|
|
assign B4 = in[0] ~| in[1];
|
|
assign B5 = in[0] ^ in[1];
|
|
assign B6 = in[0] ~^ in[1];
|
|
assign B7 = ~in[0];
|
|
assign B8 = in[0];
|
|
assign B9 = in[0:1] && in [2:3];
|
|
assign B10 = in[0:1] || in [2:3];
|
|
|
|
endmodule
|