mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 03:33:36 +00:00
1070f2e90b
Problems/questions: - fsm.ys. equiv_opt -assert failed because of unproven cells; - latches.ys,tribuf.ys - internal cells present; - memory.ys - sat called with -verify and proof did fail.
38 lines
493 B
Verilog
38 lines
493 B
Verilog
module dff
|
|
( input d, clk, output reg q );
|
|
always @( posedge clk )
|
|
q <= d;
|
|
endmodule
|
|
|
|
module dffe
|
|
( input d, clk, en, output reg q );
|
|
initial begin
|
|
q = 0;
|
|
end
|
|
always @( posedge clk )
|
|
if ( en )
|
|
q <= d;
|
|
endmodule
|
|
|
|
module top (
|
|
input clk,
|
|
input en,
|
|
input a,
|
|
output b,b1,
|
|
);
|
|
|
|
dff u_dff (
|
|
.clk (clk ),
|
|
.d (a ),
|
|
.q (b )
|
|
);
|
|
|
|
dffe u_ndffe (
|
|
.clk (clk ),
|
|
.en (en),
|
|
.d (a ),
|
|
.q (b1 )
|
|
);
|
|
|
|
endmodule
|