mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-18 21:25:47 +00:00
5 lines
105 B
Verilog
5 lines
105 B
Verilog
`timescale 1ns/1ps
|
|
|
|
`include "cells_sim_ams.v"
|
|
`include "cells_sim_digital.v"
|
|
`include "cells_sim_wip.v"
|