yosys/tests/verilog/genvar_loop_decl_2.ys at 0c7ac36dcf18ed1afcb2ef5a3011c2a47b8d4118 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Zachary Snow b2e9717419 sv: support declaration in generate for initialization

This is accomplished by generating a unique name for the genvar,
renaming references to the genvar only in the loop's initialization,
guard, and incrementation, and finally adding a localparam inside the
loop body with the original name so that the genvar can be shadowed as
expected.

2021-08-31 12:34:55 -06:00

6 lines

105 B

Plaintext

Raw Blame History

 read_verilog -sv genvar_loop_decl_2.sv
 proc
 equiv_make gold gate equiv
 equiv_simple
 equiv_status -assert