mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
f2c2d73f36
- disallow [gen]blocks with an end label but not begin label - check validity of module end label - fix memory leak of package name and end label - fix memory leak of module end label
10 lines
215 B
Plaintext
10 lines
215 B
Plaintext
logger -expect error "Begin label missing where end label \(incorrect_name\) was given\." 1
|
|
read_verilog -sv <<EOF
|
|
module top;
|
|
if (1)
|
|
begin
|
|
initial $display("HI");
|
|
end : incorrect_name
|
|
endmodule
|
|
EOF
|