mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
15 lines
288 B
Plaintext
15 lines
288 B
Plaintext
read_verilog <<EOF
|
|
module test(clk, a, b, y);
|
|
input wire clk;
|
|
input wire [9:0] a;
|
|
input wire [6:0] b;
|
|
output wire [20:0] y;
|
|
|
|
assign y = a * b;
|
|
endmodule
|
|
EOF
|
|
booth
|
|
sat -verify -set a 0 -set b 0 -prove y 0
|
|
design -reset
|
|
|
|
test_cell -s 1694091355 -n 100 -script booth_map_script.ys_ $mul |