mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
12 lines
166 B
Verilog
12 lines
166 B
Verilog
module dlatchsr( input d, set, clr, en, output reg q );
|
|
always @* begin
|
|
if ( clr )
|
|
q = 0;
|
|
else if (set)
|
|
q = 1;
|
|
else
|
|
if (en)
|
|
q = d;
|
|
end
|
|
endmodule
|