mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
29 lines
487 B
Plaintext
29 lines
487 B
Plaintext
read_verilog -specify <<EOT
|
|
module top(input a, b, output o);
|
|
assign o = a & b;
|
|
endmodule
|
|
|
|
(* blackbox *)
|
|
module bb(input a, b, output o);
|
|
assign o = a | b;
|
|
specify
|
|
(a => o) = 1;
|
|
endspecify
|
|
endmodule
|
|
|
|
(* whitebox *)
|
|
module wb(input a, b, output o);
|
|
assign o = a ^ b;
|
|
endmodule
|
|
EOT
|
|
clean
|
|
|
|
select -assert-count 1 c:*
|
|
select -assert-none t:* t:$and %d
|
|
select -assert-count 3 w:*
|
|
select -assert-count 4 *
|
|
|
|
select -assert-count 3 =c:*
|
|
select -assert-count 10 =w:*
|
|
select -assert-count 13 =*
|