mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
15 lines
237 B
Plaintext
15 lines
237 B
Plaintext
read_verilog splice.v
|
|
hierarchy -check; opt
|
|
copy test gold
|
|
|
|
cd test
|
|
splice
|
|
# show
|
|
|
|
cd ..
|
|
rename test gate
|
|
miter -equiv -make_assert -make_outputs gold gate miter
|
|
|
|
flatten miter
|
|
sat -verify -prove-asserts -show-inputs -show-outputs miter
|