mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
6 lines
90 B
Plaintext
6 lines
90 B
Plaintext
read_verilog bug_1268.v
|
|
proc
|
|
equiv_make gold gate equiv
|
|
equiv_induct
|
|
equiv_status -assert
|