mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
3 lines
78 B
Plaintext
3 lines
78 B
Plaintext
read_verilog opt_lut.v
|
|
equiv_opt -map +/ice40/cells_sim.v -assert synth_ice40
|