mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
13 lines
163 B
Plaintext
13 lines
163 B
Plaintext
read_verilog << EOT
|
|
|
|
module test (A, B, C, D, Y);
|
|
input A, B, C, D;
|
|
output Y;
|
|
assign Y = A^B^C^D^A;
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
techmap
|
|
equiv_opt -assert extract_reduce
|