mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
15 lines
144 B
Plaintext
15 lines
144 B
Plaintext
read_verilog -icells << EOT
|
|
|
|
module top(...);
|
|
|
|
input A;
|
|
output Y;
|
|
|
|
$_XNOR_ x (.A(A), .B(A), .Y(Y));
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
equiv_opt -assert opt_expr
|