mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
23 lines
303 B
Plaintext
23 lines
303 B
Plaintext
ram block \RAM_WIDE_SP {
|
|
cost 2;
|
|
abits 6;
|
|
widths 1 2 5 10 20 per_port;
|
|
byte 5;
|
|
init any;
|
|
port srsw "A" {
|
|
ifdef WIDTH_MIX {
|
|
option "WIDTH_MIX" 1 {
|
|
width mix;
|
|
}
|
|
} else {
|
|
option "WIDTH_MIX" 0 {
|
|
width tied;
|
|
}
|
|
}
|
|
clock posedge;
|
|
rden;
|
|
rdwr old;
|
|
rdsrst any ungated;
|
|
}
|
|
}
|