mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
17 lines
326 B
Plaintext
17 lines
326 B
Plaintext
read_verilog <<EOT
|
|
module led_blink (
|
|
input clk,
|
|
output ledc
|
|
);
|
|
|
|
reg [6:0] led_counter = 0;
|
|
always @( posedge clk ) begin
|
|
led_counter <= led_counter + 1;
|
|
end
|
|
assign ledc = !led_counter[ 6:3 ];
|
|
|
|
endmodule
|
|
EOT
|
|
proc
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -abc9
|