mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
22 lines
1 KiB
Plaintext
22 lines
1 KiB
Plaintext
read_verilog ../../common/dffs.v
|
|
rename dff my_dff # Work around conflicting module names between test and vendor cells
|
|
rename dffe my_dffe
|
|
design -save read
|
|
|
|
hierarchy -top my_dff
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd my_dff # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:sdffsre
|
|
select -assert-none t:sdffsre %% t:* %D
|
|
|
|
design -load read
|
|
hierarchy -top my_dffe
|
|
proc
|
|
equiv_opt -async2sync -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd my_dffe # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:sdffsre
|
|
select -assert-none t:sdffsre %% t:* %D
|