mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
83fbfe0964
Copied from Efinix. * fsm is broken * latch and tribuf are not implemented yet * memory maps to dram
26 lines
868 B
Plaintext
26 lines
868 B
Plaintext
read_verilog ../common/dffs.v
|
|
design -save read
|
|
|
|
hierarchy -top dff
|
|
proc
|
|
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dff # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:DFF
|
|
select -assert-count 2 t:IBUF
|
|
select -assert-count 1 t:OBUF
|
|
|
|
select -assert-none t:DFF t:IBUF t:OBUF %% t:* %D
|
|
|
|
design -load read
|
|
hierarchy -top dffe
|
|
proc
|
|
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dffe # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:DFFE
|
|
select -assert-count 3 t:IBUF
|
|
select -assert-count 1 t:OBUF
|
|
|
|
select -assert-none t:DFFE t:IBUF t:OBUF %% t:* %D
|