mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 17:14:08 +00:00
21 lines
297 B
Verilog
21 lines
297 B
Verilog
module top
|
|
(
|
|
input [4:0] x,
|
|
input [4:0] y,
|
|
|
|
output lt,
|
|
output le,
|
|
output gt,
|
|
output ge,
|
|
output eq,
|
|
output ne
|
|
);
|
|
|
|
assign lt = x < y;
|
|
assign le = x <= y;
|
|
assign gt = x > y;
|
|
assign ge = x >= y;
|
|
assign eq = x == y;
|
|
assign ne = x != y;
|
|
endmodule
|