mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 17:14:08 +00:00
f03e2c30aa
* Add close bracket * Add testcase * Replace cell type/param if in unmap_design * Improve abc9_box error message too * Update comment as per review
8 lines
268 B
Plaintext
8 lines
268 B
Plaintext
read_verilog -icells <<EOF
|
|
module top(input c, r, input [1:0] d, output reg [1:0] q);
|
|
TRELLIS_FF #(.REGSET("SET")) ff1(.CLK(c), .LSR(r), .DI(d[0]), .Q(q[0]));
|
|
TRELLIS_FF #(.REGSET("SET")) ff2(.CLK(c), .LSR(r), .DI(d[1]), .Q(q[1]));
|
|
endmodule
|
|
EOF
|
|
synth_ecp5 -abc9 -dff
|