3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-14 09:55:37 +00:00
yosys/passes
Emil J. Tywoniak b0e9dab15a Revert "techmap: call hierarchy on map files to determine port directions"
This reverts commit eabbf6d22527f386811c7b507f74f887a258b397.
2026-07-17 23:33:02 +02:00
..
cmds connect: remove input ports on conflict 2026-07-17 23:33:02 +02:00
equiv signorm: disable passes that use rewrite_sigspecs 2026-07-17 23:33:02 +02:00
fsm Migrate build system to CMake 2026-06-03 08:58:10 +00:00
hierarchy hierarchy: tolerance for apparent recursive instances in techmap files 2026-07-17 23:33:02 +02:00
memory memory: add -bram-register 2026-07-17 23:33:02 +02:00
opt opt_expr: with -keepdc disable equality optimization rules that break when ports are sigmapped 2026-07-17 23:33:02 +02:00
pmgen Migrate build system to CMake 2026-06-03 08:58:10 +00:00
proc Merge branch 'main' into nella/latch-toggle 2026-07-08 11:41:08 +02:00
sat signorm: disable passes that use rewrite_sigspecs 2026-07-17 23:33:02 +02:00
techmap Revert "techmap: call hierarchy on map files to determine port directions" 2026-07-17 23:33:02 +02:00
tests End of file fix 2026-06-23 07:23:41 +02:00
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00