This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-09 02:41:58 +00:00
Code
Activity
0b308c6835
yosys
/
tests
/
arch
History
Eddie Hung
0b308c6835
abc9_ops: -reintegrate to use derived_type for box_ports
2020-02-05 14:46:48 -08:00
..
anlogic
Call equiv_opt with -multiclock and -assert
2019-12-31 18:39:32 -08:00
common
Merge pull request
#1574
from YosysHQ/eddie/xilinx_lutram
2019-12-16 21:48:21 -08:00
ecp5
Add opt_lut_ins pass. (
#1673
)
2020-02-03 14:57:17 +01:00
efinix
Merge pull request
#1559
from YosysHQ/efinix_test_fix
2020-01-29 11:18:06 +01:00
gowin
Add opt_lut_ins pass. (
#1673
)
2020-02-03 14:57:17 +01:00
ice40
Import tests from
#1628
2020-01-27 13:56:16 -08:00
xilinx
abc9_ops: -reintegrate to use derived_type for box_ports
2020-02-05 14:46:48 -08:00
run-test.sh
Add simcells.v, simlib.v, and some output
2019-06-27 11:13:49 -07:00