mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-15 05:18:45 +00:00
7 lines
145 B
Plaintext
7 lines
145 B
Plaintext
read_verilog latches.v
|
|
synth_ice40
|
|
cd top
|
|
select -assert-count 4 t:SB_LUT4
|
|
select -assert-none t:SB_LUT4 %% t:* %D
|
|
write_verilog latches_synth.v
|