Udi Finkelstein 6378e2cd46 First draft of Verilog parser support for specify blocks and parameters. ... The only functionality of this code at the moment is to accept correct specify syntax and ignore it. No part of the specify block is added to the AST		2018-03-27 14:34:00 +02:00
..
ast
blif
ilang
json
liberty
verific
verilog	First draft of Verilog parser support for specify blocks and parameters.	2018-03-27 14:34:00 +02:00