mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-09 18:40:53 +00:00
0ec5f1b756
- Techlib pmgens are now in relevant techlibs/*. - `peepopt` pmgens are now in passes/opt. - `test_pmgen` is still in passes/pmgen. - Update `Makefile.inc` and `.gitignore` file(s) to match new `*_pm.h` location, as well as the `#include`s. - Change default `%_pm.h` make target to `techlibs/%_pm.h` and move it to the top level Makefile. - Update pmgen target to use `$(notdir $*)` (where `$*` is the part of the file name that matched the '%' in the target) instead of `$(subst _pm.h,,$(notdir $@))`. |
||
|---|---|---|
| .. | ||
| tests | ||
| abc9_model.v | ||
| arith_map.v | ||
| brams_defs.vh | ||
| brams_xc2v.txt | ||
| brams_xc2v_map.v | ||
| brams_xc3sda.txt | ||
| brams_xc3sda_map.v | ||
| brams_xc4v.txt | ||
| brams_xc4v_map.v | ||
| brams_xc5v_map.v | ||
| brams_xc6v_map.v | ||
| brams_xcu_map.v | ||
| brams_xcv.txt | ||
| brams_xcv_map.v | ||
| cells_map.v | ||
| cells_sim.v | ||
| cells_xtra.py | ||
| cells_xtra.v | ||
| ff_map.v | ||
| lut_map.v | ||
| lutrams_xc5v.txt | ||
| lutrams_xc5v_map.v | ||
| lutrams_xcu.txt | ||
| lutrams_xcv.txt | ||
| lutrams_xcv_map.v | ||
| Makefile.inc | ||
| mux_map.v | ||
| synth_xilinx.cc | ||
| urams.txt | ||
| urams_map.v | ||
| xc3s_mult_map.v | ||
| xc3sda_dsp_map.v | ||
| xc4v_dsp_map.v | ||
| xc5v_dsp_map.v | ||
| xc6s_dsp_map.v | ||
| xc7_dsp_map.v | ||
| xcu_dsp_map.v | ||
| xilinx_dffopt.cc | ||
| xilinx_dsp.cc | ||
| xilinx_dsp.pmg | ||
| xilinx_dsp48a.pmg | ||
| xilinx_dsp_cascade.pmg | ||
| xilinx_dsp_CREG.pmg | ||
| xilinx_srl.cc | ||
| xilinx_srl.pmg | ||