mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 03:45:52 +00:00
Code Activity
yosys/backends/cxxrtl
History
whitequark 0955a603c8 cxxrtl: disambiguate values/wires and their aliases in debug info. 
With this change, it is easier to see which signals carry state (only
wire<>s appear as `reg` in VCD files) and to construct a minimal
checkpoint (CXXRTL_WIRE debug items represent the canonical smallest
set of state required to fully reconstruct the simulation).
2020-06-10 14:39:45 +00:00
..
cxxrtl.h cxxrtl: disambiguate values/wires and their aliases in debug info. 2020-06-10 14:39:45 +00:00
cxxrtl_backend.cc cxxrtl: disambiguate values/wires and their aliases in debug info. 2020-06-10 14:39:45 +00:00
cxxrtl_capi.cc cxxrtl: add a C API for writing VCD dumps. 2020-06-07 03:48:00 +00:00
cxxrtl_capi.h cxxrtl: disambiguate values/wires and their aliases in debug info. 2020-06-10 14:39:45 +00:00
cxxrtl_vcd.h cxxrtl: disambiguate values/wires and their aliases in debug info. 2020-06-10 14:39:45 +00:00
cxxrtl_vcd_capi.cc cxxrtl: add missing namespace. 2020-06-09 06:26:43 +00:00
cxxrtl_vcd_capi.h cxxrtl: add a C API for writing VCD dumps. 2020-06-07 03:48:00 +00:00
Makefile.inc cxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc. 2020-06-07 03:48:40 +00:00